MONT-BLANC

montblanc-project.eu | @MontBlanc_EU

Mobile technology for production-ready high-performance computing systems: The path of the Mont-Blanc project

Filippo Mantovani

October 23rd, 2017




This project has received funding from the European Union's Horizon 2020 research and innovation program under grant agreement nº 671697

Barcelona Supercomputing Center




- Supercomputing services to Spanish and EU researchers
- R&D in Computer, Life, Earth and Engineering Sciences
- PhD programme, technology transfer, public engagement

BSC-CNS is a consortium that includes:



517 people from 44 countries *31th of May 2017





Proyectos Retos

MINECO

Jóvenes Investigadores

Juan de la Cierva 6

UPC PhD


5

Fellowship

Ramón y Cajal

Ramón y Cajal / Axa Chair 1

Mission of BSC Scientific Departments



To influence the way machines are built, programmed and used: programming models, performance tools, Big Data, computer architecture, energy efficiency



To understand living organisms by means of theoretical and computational methods (molecular modeling, genomics, proteomics)



To develop and implement global and regional state-of-the-art models for shortterm air quality forecast and long-term climate applications




To develop scientific and engineering software to efficiently exploit super-computing capabilities (biomedical, geophysics, atmospheric, energy, social and economic simulations)




Mont-Blanc projects in a glance

Vision: to leverage the fast growing market of mobile technology for scientific computation, HPC and data centers.




Mont-Blanc contributions




The Mont-Blanc prototype ecosystem

Prototypes are critical to accelerate software development System software stack + applications



The first Mont-Blanc prototype





1080 Compute cards	17.2 TB of Flash
72 Compute blades	4.3 TB of DRAM
8 BullX chassis	1080 GPUs
2 Racks	2160 CPUs

Operational since May 2015 @ BSC



Mont-Blanc mini-clusters

→ Goal

Tracking the evolution of Arm SoCs for their use in HPC

Method

- Exploring off-the-shelves technologies
- Liaising with SoC providers and system integrators











Implementation

- 16 nodes Odroid XU3
- 8 nodes NVIDIA TegraK1
- 15 nodes NVIDIA TegraX1
- 4 nodes AppliedMicro X-GENE2
- 5 nodes Cavium ThunderX
- 1 node AMD Seattle

6 Arm-based mini-clusters up and running 24/7, deployed at BSC and available for the scientific community

MONT-BL/INC


Dibona: the Mont-Blanc 3 demonstrator







Mont-Blanc contributions










System software stack for Arm



Developed since 2011! Today in collaboration with all major OpenHPC partners



3

Tested on several Arm-based platform

Mostly based on open-source packages



Overlapping completely with "standard" HPC system software stack

MONT-BL/INC


BSC #1: The OmpSs programming model



https://pm.bsc.es/ompss

→ Goal

- to act as a forefront and nursery of ideas
- for a data-flow task-based programming model
- so these ideas can be incorporated in the OpenMP industrial standard.






BSC #2: performance analysis tools


Extrae: binary instrumentation

- ./trace.sh you-binary → Run you application and generate a trace
- Traces are collection of timestamped events
- In the trace are collected several events specified in a xml config file
 - Beginners like me mostly get PAPI counters

Paraver: graphical trace visualizer

- Post-mortem analysis
- Allow analysis applying different semantics / filters / histograms





A image trace is worth a thousand words



Intro | Prototypes | System Software | Use cases | Other challenges

BSC #3: Power traces on mini-clusters

→ Goal

14

To make power monitoring easy for the user

Implementation

- SLURM integration
- Launching jobs to *-power queue
- Get power traces in format CSV and Paraver

-	Terminal - fmantovani@jetson-tx01: ~									
	minal Tabs	Help		~		_				
22:28:48 [fmant										
PARTITION	AVAIL	TIMELIMIT			NODELIST					
merlin	up	infinite	1	drain	merlin-2					
merlin	up	infinite	2	idle	merlin-[3-4]					
thunder	up	infinite	4	idle	thunder-[1-4]					
jetson-tx	up	infinite	14	idle	jetson-tx[02-07,09-16]					
thunder-n2	up	infinite	1	idle	thunder-5					
merlin-power	up	infinite	2	idle	merlin-[3-4]					
thunder-power	up	infinite	4	idle	thunder-[1-4]					
jetson-tx-power	up up	infinite	14	idle	jetson-tx[02-07,09-16]	ſ				
22:28:51 [Tmant	ovani@j	etson-tx01:	~]\$							

Observation: power measurements are highly heterogeneous

- Coming from different devices (in-band, out-of-band, ...)
- With different sampling rates
- With synchronization issues





Mont-Blanc and the Arm HPC ecosystem

Compilers

- GCC
- Arm HPC Compiler (based on LLVM)

Math libraries

- OpenBLAS, ATLAS, FFTw, ...
- Arm Performance Libraries

In classical HPC systems e.g. Intel Compiler

In classical HPC systems e.g. Intel Math Kernel Library

How mature is the Arm HPC ecosystem?

Intro | Prototypes | System Software | Use cases | Other challenges



Evaluation of the Arm HPC Compiler

Polybench benchmark suite

Including 30 benchmarks by Ohio State University

Method

- Compile with Arm HPC Compiler
- Run and look at the instruction mix in Cortex-A57 (reference Armv8)
- Focus on benchmarks where FP and Mem instruction are dominant (>90%)



Which are the differences with standard HPC systems? Which compilers generate less instructions?





Total number of instructions

Expectation

RISC (Arm) more instructions than CISC (Intel)

Method

- Considering the subset of Polybench
- Compile them with GCC v7.1.0
- Run them on 3 Arm SoCs and compare with Intel Skylake (MareNostrum4)
 - Arm #1: NVIDIA JetsonTX1
 - Arm #2: Cavium ThunderX1
 - Arm #3: Cavium ThunderX2

105% 49% 122% 124% 78% 30% 25% 22% 20% 15% 15% 15% 10% 8% 5% 0% 0% -10% -5% -8% -8% 0% fdtd-2d jacobi-1d jacobi-2d gemm durbin -5% -10% -15%

JetsonTX1 ThunderX1 ThunderX2




What about proprietary compilers?

GCC vs proprietary compilers

Method

- Considering the subset of Polybench
- Compile them with GCC v7.1.0, Arm HPC Compiler 1.4 and Intel ICC 17.0.4
- Run them on 3 Arm SoCs and on Intel Skylake (MareNostrum4)








Arm HPC Compiler + OpenMP

→ Comparison of GCC 7.1.0 vs Arm HPC Compiler 1.3

■ Arm HCP Compiler 1.4 has been released on August 17 ☺

Evaluation on Polybench, LULESH, CoMD and QuantumESPRESSO

Preliminary results show huge difference in number of instructions



MONT-BL/INC


Evaluation of the Arm Performance Libraries


DGEMM micro-kernel


- AMD Seattle
- It reaches 87% of the peak with matrix 16000×16000

QuantumESPRESSO

- Arm Performance Libraries 2.2.0
- ATLAS 3.11.39 + FFTW 3.3.6
- OpenBLAS 0.2.20 + FFTW 3.3.6
- Arm Performance Libraries 2.2.0 + FFTW 3.3.6









Intro | Prototypes | System Software | Use cases | Other challenges

Yes, ISAs are different, but when adding levels of complexity...


Compilers (GCC, proprietary, ...) Parallelization runtimes and libraries (OpenMP, MPI) Math libraries (BLAS, ATLAS, FFTw, ...)

... you end up not appreciating the differences between ISAs

Suggested lecture:
E. Blem, J. Menon, and K. Sankaralingam,
"Power struggles: Revisiting the RISC vs. CISC debate on contemporary ARM and x86 architectures,"
in 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), 2013, pp. 1–12.




Mont-Blanc contributions



Intro | Prototypes | System Software | Use cases | Other challenges




Weak scaling study on mobile technology



23

Intro | Prototypes | System Software | Use cases | Other challenges

Strong scaling study on mobile technology



Scientific applications: methodology

Applications


- Benchmarks
- Mini-apps
- Production / Industrial codes

Tracing applications with the objective of...

- Test current solutions and provide feedbacks to technology providers
 - Evaluation of Arm HPC Compiler and Arm Performance Libraries
 - Measure power consumption and correlate it with performance
- Understanding code limitations and helping the developers in restructuring it applying OmpSs/OpenMP4.0 and analyze the effect
 - Benefit of taskification
 - Exploring new techniques, e.g. Dynamic Load Balancing
- Performing extrapolation studies using next generation machine parameters
 - MUltiscale Simulation Architecture


Lattice Boltzmann D2Q37

- Fluid dynamic code MPI+OpenMP for simulation of e.g. mixing layer evolution of fluids at different temperature/density
- Simple structure




D2Q37 Clustering analysis (on ThunderX)

- → Different runs have been performed over the same lattice size with a varying number of threads: 6, 8, 12, 16, 24, 32, 48.
 - Collide function is scaling almost perfectly up to 48 threads
 - For the Propagate, increasing the number of threads makes threads competing for the same resource (memory)



D2Q37 Correlating performance, power, energy



Even if with limitations, the user can access power figures

- Timeline of "instantaneous" power consumption
- Energy to solution in one click

28

Credits: Enrico Calore Intro | Prototypes | System Software | Use cases | Other challenges



D2Q37 Correlating performance, power, energy

GFLOP (vec) D2Q37.prv


			X		N N				M			
												- 11
				1 (d)	<u> </u>							
	41	4	-45	- <u>8</u>				4	<u>.</u>			
	<u> </u>	4	-/	<u></u>	- Ab				- <u>8</u>			
	X	X		X	X	X		<u> </u>	<u></u>			
	X	X	X	X	<u>y</u>	<u> </u>		y y	<u>N</u>	×		
	<u> </u>			X	- <u>v</u>	W.		y y				- 11
		a 😟										
			<u> </u>									
					0				- 0	-		
		- 23	(N)	<mark>//</mark>	<u> </u>	- K	<u> </u>	<u></u>	<u>8</u>	- <mark>65</mark>		- 21
											69,837,0	51 us
isten ty never 2017 00 00 17:07:42 p	-											
-jetson-tx-power-201/-09-06_1/:0/:42.p	r v											
4	-jetson-tx-power-2017-09-08_17:07:42.p	-jetson-tx-power-2017-09-08_17:07:42.prv		69.837.0 • jetson-tx-power-2017-09-08_17:07:42.prv								

jetson-tx04					
jetson-tx05					
jetson-tx09					
jetson-tx10					
jetson-tx11					
jetson-tx12					
jetson-tx13					
jetson-tx14					
jetson-tx15					
jetson-tx16					
C	us				69,837,051 us

GFLOP/W @ 37 49-jetson-tx-power-2017-09-08_17:07:42.prv


jetson-tx0			M	M M	X X	M M	N.	
jetson-tx6	3							
jetson-tx0	4		a se 👷 e se e 🙀 e se e		ana 👷 🙀 🖬 Sharan 👷 Sharan S			- H
jetson-tx6	5							
jetson-tx0	9				a a state a st			
jetson-tx1	θ		a se			en di kana di k		
jetson-tx1	1			an an 🖞 🖬 an an an 💱 🖬 an a		en 😲 en en 💱 en e		- I
jetson-tx1	2							- H
jetson-tx1	3		u ana 🕅 isi ang katalog 🕅 ang katalog k					
jetson-tx1								
jetson-tx1				and 🕅 🕺 and a state of the st				
jetson-tx1	6				ويرون فأشروه والأشري			- E
	θus						69,837,	051 us
		< 0.00		2.52	5.05	>		
					/			
29	Intro Prototypes S		o cocco Other cha	llanges	\sim		BL/NC	-
29	In rotorypes S	ystem portware Us	se cases Other cha	nenges				-
redits: Enrico								

Frequency analysis and energy to solution



Alya: BSC code for multi-physics problems

Parallelization of finite elements code



Credits: M. Garcia, J. Labarta

Intro | Prototypes | System Software | Use cases | Other challenges

 \rightarrow

 \rightarrow


Alya: taskification and dynamic load balancing

Towards throughput computing

■ Tasks + DLB → dotted lines



Even more in the bad ones



1x16

2x8

4x4

→ Side effects

- Hybrid MPI+OmpSs Nx1 can perform better than pure MPI!
- Nx1 + DLB: hope for lazy programmers




8x2

16x1

Credits: M. Garcia, J. Labarta

Intro | Prototypes | System Software | Use cases | Other challenges

Mont-Blanc contributions



Intro | Prototypes | System Software | Use cases | Other challenges

Educational Challenge: Student Cluster Competition

Rules

- 12 teams of 6 undergraduate students
- 1 cluster operating within 3 kW power budget
- 3 HPC applications + 2 benchmarks
- One team from University
 Politecnica of Catalunya (UPC-Spain)
 - Participating with Mont-Blanc technology


→ 3 awards to win

- Best HPL
- 1st, 2nd, 3rd overall places
- Fan favorite





Business challenge: high end vs cost efficiency



Credits: E. Morganti, D. Cesini http://www.cosa-project.it/



References

i. Evaluation of the first Mont-Blanc prototype

N. Rajovic et al., "The Mont-Blanc Prototype: An Alternative Approach for HPC Systems," in Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis, Piscataway, NJ, USA, 2016, p. 38:1–38:12.

 Memory reliability study for the first Mont-Blanc prototype
 L. Bautista-Gomez et al., "Unprotected Computing: A Large-scale Study of DRAM Raw Error Rate on a Supercomputer," in Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis, Piscataway, NJ, USA, 2016, p. 55:1–55:11.

- iii. **PAPI support on Cavium and advanced performance analysis with Paraver** D. Ruiz, E. Calore, and F. Mantovani, "Enabling PAPI support for advanced performance analysis on ThunderX SoC," tech. report, <u>http://upcommons.upc.edu/handle/2117/107063</u>
- iv. Performance analysis with Paraver D6.1 Report on profiling and benchmarking of the initial set of applications on ARM-based HPC systems <u>http://bit.ly/mb3-d61</u>
- v. Dynamic Load Balancing techniques and other programming model improvements D6.5 Initial report on automatic region of interest extraction and porting to OpenMP4.0-OmpSs <u>http://bit.ly/mb3-d65</u>

M. Garcia, J. Labarta, and J. Corbalan, "Hints to improve automatic load balancing with LeWI for hybrid applications," Journal of Parallel and Distributed Computing, vol. 74, no. 9, pp. 2781–2794, Sep. 2014.

vi. Large scale architectural simulations

36

T. Grass et al., "MUSA: A Multi-level Simulation Approach for Next-Generation HPC Machines," in SC16: International Conference for High Performance Computing, Networking, Storage and Analysis, 2016, pp. 526–537.


vii. Arm Scalable Vector Extension A. Rico et al. "ARM HPC Ecosystem and the Reemergence of Vectors: Invited Paper," in Proceedings of the Computing Frontiers Conference, New York, NY, USA, 2017, pp. 329–334.

Account request for accessing the Mont-Blanc platforms

https://goo.gl/forms/y9dHgGsGtdbuLhxn1



Intro | Prototypes | System Software | Use cases | Other challenges



For more information



Interested in any of the topics presented today? Follow us!



montblanc-project.eu



 $@\mathsf{MontBlanc}_\mathsf{EU} \\$



filippo.mantovani@bsc.es

We are hiring: **bsc.es/join-us**



